

WHAT IS CLAIMED IS:

Sub 4  
1 1. A semiconductor package in which a semiconductor chip,  
2 a die pad, a die bond material fixing the semiconductor chip on the die  
3 pad, LOC type inner leads having their tips extended above the  
4 semiconductor chip and metal wires connecting the tips of the LOC type  
5 inner leads to electrode pads on the semiconductor chip are sealed with  
6 a sealing resin,

7 wherein outer leads formed successively to the inner leads  
8 are protruded outwardly from the sealing resin.

1 2. A semiconductor package of Claim 1, in which standard  
2 type inner leads and metal wires connecting the tips of the standard type  
3 inner leads to electrode pads on the semiconductor chip are further  
4 sealed with the sealing resin,

5 wherein outer leads formed successively to the standard  
6 type inner leads are protruded outwardly from the sealing resin,

7 and the LOC type inner leads and the standard type inner  
8 leads are arranged on a same plane.

1 3. A semiconductor package of claim 1, wherein a clearance  
2 between the LOC type inner leads and the die pad is set to be larger than  
3 a sum of thickness of the semiconductor chip and the die bond material.

1 4. A semiconductor package of claim 2, wherein the LOC type  
2 inner leads and the standard type inner leads are mixedly arranged  
3 along at least a side of the semiconductor chip.

1           5. A semiconductor package of claim 2, wherein the LOC type  
2 inner leads are arranged along a side of the semiconductor chip and the  
3 standard type inner leads are arranged along another side of the  
4 semiconductor chip.

1           6. A semiconductor package of claim 1, wherein a distance  
2 between upper surfaces of the outer leads and the upper surface of the  
3 sealing resin is different from a distance between lower surfaces of the  
4 outer leads and the lower surface of the sealing resin, and ends of the die  
5 pad are exposed in opposed side surfaces of the sealing resin and being  
6 on a plane parallel with a plane on which the leads are protruded.

1           7. A semiconductor package in which at least a  
2 semiconductor chip, metal wires, LOC type inner leads having their tips  
3 extended above the semiconductor chip and standard type inner leads  
4 having their tips arranged outside of periphery of the semiconductor  
5 chip are sealed with a sealing resin,

6           wherein the semiconductor chip has distributed electrode  
7 pads distributed and arranged on its upper surface and has at least  
8 either central electrode pads rectilinearly provided in a central region of  
9 the semiconductor chip or peripheral electrode pads provided along the  
10 periphery of the semiconductor chip,

11           and the LOC type inner leads and the standard type inner  
12 leads are arranged on a same plane and mixedly arranged along a side of  
13 the semiconductor chip.

1           8. A method of manufacturing a semiconductor package

2 comprising;

3 forming a die pad frame in which die pads are surrounded  
4 with a frame,

5 depressing the die pad to make a displacement between the  
6 die pad and the frame,

7 bonding a semiconductor chip to the die pad with a die bond  
8 material,

9 superposing a lead frame, in which inner leads are  
10 surrounded with a frame, on the die pad frame so as to interpose the  
11 semiconductor chip between the die pads and the inner leads,

12 welding the frame of the die pad and the frame of the lead  
13 frame together,

14 sealing the die pad, the semiconductor chip and the inner  
15 leads with a sealing resin,

16 and removing the frame of the die pad and the frame of the  
17 lead frame away.